Abstract-An integrated methodology for assessing analog hot-carrier reliability is proposed. Taking advantage of the unique requirements of analog circuits as well as the welldeveloped circuit analysis techniques, the methodology focuses on the characterization and modeling of AVT and Ap (as a function of hot-carrier degradation) at the device level and seeks to model circuit-level DC performance parameters degradation through analytical expressions derived from SPICE Model 1.
I. INTRODUCTION
The methodology of hot-carrier reliability assessment has evolved from the traditional DC stressing of devices to circuitlevel AC stressing of ring oscillators to hot-carrier reliability simulation. The motivation underlying all these efforts has been the fact that reliability specification at the device level is increasingly difficult to meet, and therefore, reliability assessment must be addressed in the context of circuit performance degradation.
AC stressing of ring-oscillator with an embedded deviceunder-test allows for the monitoring of circuit-level degradation (for example, AF,,,) as well as device-level degradation (for example, AIdlzn) and correlate them on a time versus degradation plot. Various 'rules-of-thumb' cam be derived from such a plot and from the analysis of an inverter behavior in a ring oscillator to estimate circuit lifetime from a simple DC stressed device. While this method is convenient, it puts great demands 011 the design of the test structures, and the results may not be applicable to all classes of circuits. A more comprehensive method to hot-carrier assessment is the simulation approach. This approach seeks to overcome limitations in the previous approach by the use of a circuit simulator. However, simulators have their own drawbacks, including the amount of model calibration required and the statistical errors associated with experimental variations [4, 51.
This study proposes an integrated method of assessing hotcarrier reliablity for analog circuits. Recognizing that there are trade-offs between model accuracy and model simplicity, this study also shows the improvement in accuracy when certain steps are taken.
NEW IMPROVED METHODOLOGY
Degradation of process level parameters (e.g., N,t, VT, p ) as well as device-level parameters (e.g., I d , gm, gds) have been shown to behave reasonably well with varying stress conditions, and are predictable with the well known Age equation where A can be any process or device-level parameter-the degradation-monitor parameter during stressing. The correction factor is H that can be extracted from experimental data.
Previous studies have attempted to relate process-level parameter such as AN,, to circuit-level performance through complex derivation [6] , and the results have been often non-intuitive and not applicable to many classes of circuits. In this work strictly focuses on two process parameters-VT and p , and model their degradation using the Equation 1. By treating hotcarrier degradation as perturbations to a nominally-processed device, the impact of hot-carrier degradation on device parameters (such as AIdlzn and Aldsat) can be treated as partial derivatives of the SPICE Model 1 Equation with respect to p and VT. Circuit degradation, as a result of shifted device-level parameters, can then be analyzed simply using the traditional circuit analysis techniques.
A . Device Degradation Models (DDM)
For devices operating in the triode region, current-voltage relationship, transcondutance, and output conductance are described by
where p is the inversion-layer mobility, CO, is the gate oxide and W / L are the device's channel width and length. When the device undergoes hot-carrier degradation, the threshold voltage VT and mobility , U of the device will shift, and therefore affect the drain current I d . The effect can be seen by taking the 
Dividing through by ID and letting' 6 4 A,
0"
Equation 7 states that the current degradation of a device is due to two components: one governed by mobility (or the pabe reduced by properly biasing the transistor (the denominator of the second term). 
Similar analysis is carried out for ym and y d s yields The interpretation of Equations 8 and 9 is similar to that for When a transistor operates in saturation,region, its currentvoltage characteristics, transconductance, and output conductance is given by
where X is the channel length niodulation parameter. Taking a similar approach as above, the effects of hot-carrier-induced degradation of these parameters is
Verification of these equations shows a very good correlation with measured device stress data as shown in Figure 1 for n-MOSFET's Aym-sat. As can be seen from the Figure, 
B. Circuit Degradation Models (CDM)
Taking the concept of HCI degradation as perturbations to VT and p one step further, the effects of HCI degradation on circuit performance is now demonstrated for the current mirror and differential amplifier.
B.l Current mirror
For an analog subcircuit such as a current mirror (S~OWII in Figure 2 Ayd,/gds has been shown in the previous section.
The accuracy of the both AId/Id and
B.2 Differential amplifier
For an analog subcircuit such as a differential pair (shown in 
C. Characterization and Modeling of Ap and AV,
The circuit degradation models (Equations) were developed using the traditional circuit anlaysis techniques and the device degradation models (Equations). The device degradation models, in turn, were developed using the parameterized SPICE In an analogy to the performance analysis above, there exist a complimentary set of reliability curves that is useful t o designers for robust designs. At the transistor level, it can be seen We have demonstrated a methodical way of assessing hotcarrier degradation of analog circuit reliability. Applying this method to any analog circuit class that can be analyzed using the traditional circuit analaysis techniques will lead to a set of circuit degradation models, that, when combined with SPICE simulation data, will yield a useful tool for designers.
